

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
4 December 2003 (04.12.2003)

PCT

(10) International Publication Number  
WO 03/100979 A1

(51) International Patent Classification<sup>7</sup>: H03L 7/093

(21) International Application Number: PCT/IB03/02157

(22) International Filing Date: 20 May 2003 (20.05.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
0206503 28 May 2002 (28.05.2002) FR

(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventor; and

(75) Inventor/Applicant (for US only): MONE, Patrick [FR/FR]; 156 Boulevard Haussmann, F-75008 Paris (FR).


(74) Agent: CHAFFRAIX, Jean; Société Civile SPID, 156 Boulevard Haussmann, F-75008 Paris (FR).

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE-LOCKED LOOP.



(57) Abstract: The present invention relates to an integrated circuit comprising a phase-locked loop (PLL), a charge pump (CP) and calibration means (CAL) for the loop. The invention is characterized in that the calibration means (CAL) comprise: - first means (S1, SHORT) for rendering the phase-locked loop (PLL) unstable so that it produces a sinusoidal signal (Vfilt); - second means (COMP) for generating a squared signal (Vs) from the sinusoidal signal (Vfilt); - a logic circuit (LOGIC) for: - determining the frequency of the squared signal (Vs); - comparing said frequency with a desired frequency; and - controlling the charge pump (CP) for correcting the frequency of the squared signal as a function of the desired frequency.



WO 03/100979 A1

BEST AVAILABLE COPY

## Phase-locked loop

The present invention relates to an integrated circuit comprising a phase-locked loop, a charge pump and calibration means. The invention also relates to a method of calibrating such a loop.

The invention finds a particular application notably in mobile telephones as regards their receiving part.

A receiver of a mobile telephone comprises an integrated circuit which operates with an internal clock. This clock is generated by the phase-locked loop currently called PLL, which loop is located in the integrated circuit. A phase-locked loop is generally manufactured with analog circuits for reasons of limitations of size, speed and energy consumption. The phase-locked loop has a transfer function which depends on characteristic features of the analog components used for manufacturing such a loop. Such components are, for example, a voltage-controlled oscillator, capacitors, a current pump, a phase comparator. The transfer function may thus vary because of variations of parameters inherent in these various components, which is annoying for the performance of said loop. Actually, parameters which belong to the loop such as stability, settling time and the bandwidth of the transfer function of noise directly depend on the transfer function of the PLL.

United States patent US 5,382,922 entitled "Calibration systems and methods for settling PLL Gain characteristics and Center Frequency" and filed December 23, 1993, by IBM, describes an analog calibration system which permits to calibrate a voltage-controlled oscillator, notably its center frequency and its gain with the same circuit.

Although this state-of-the-art technique permits to slightly improve the performance of the PLL, it does not permit to obtain an optimal transfer function. Actually, this state of the art permits to calibrate only a single component of the PLL, the voltage-controlled oscillator, from a lot of other components and, consequently, only a single parameter of the transfer function of the PLL from a lot of other parameters. The transfer function may always vary because of other parameters and in an uncontrolled way.

Consequently, a technical problem to be resolved by an object of the present invention is to propose an integrated circuit that comprises a phase-locked loop, a charge pump and calibration means, as well as a calibration method for such a loop, which permit to  
5 obtain optimal performance for the transfer function corresponding to said loop and this without utilizing too complex a system.

A solution to the technical problem posed is characterized according to the first object of the present invention in that the calibration means comprise:

- first means for rendering the phase-locked loop unstable so that it supplies a  
10 sinusoidal signal;
- second means for generating a squared signal from the sinusoidal signal; and
- a logic circuit for:
  - determining the frequency of the squared signal;
  - comparing said frequency with a desired frequency; and
  - 15 - controlling the charge pump with a view to correcting the frequency of the squared signal as a function of the desired frequency.

According to a second object of the present invention this solution is characterized in that the calibration method for the loop comprises the stages of:

- rendering the phase-locked loop unstable so that it produces a sinusoidal  
20 signal;
- generating a squared signal from the sinusoidal signal;
- determining the frequency of the squared signal;
- comparing said frequency with a desired frequency; and
- controlling the charge pump with a view to correcting the frequency of the  
25 squared signal as a function of the desired frequency.

Thus, as will be seen in more detail below, the calibration means permit to modify the frequency of the oscillations of the phase-locked loop according to a desired frequency so that the loop has a substantially constant transfer function. This is obtained by means of a simple system that does not intervene directly in the set of components of the  
30 phase-locked loop.

Advantageously, according to a non-limiting embodiment the calibration means further comprise third means for making the phase-locked loop oscillate far from a normal operation point so that said sinusoidal signal has a high amplitude compared to said

normal operation point and which settles rapidly. The advantage of this is that a calibration phase can be started very rapidly.

These and other aspects of the invention are apparent from and will be elucidated, by way of non-limitative example, with reference to the embodiment(s) described  
5 hereinafter.

In the drawings:

Fig. 1 illustrates in a diagrammatic way a first embodiment of the phase-  
10 locked loop comprising a second-order filter and associated calibration means according to the invention;

Fig. 2 illustrates digital signals managed by the phase-locked loop and by the calibration means of Fig. 1;

Fig. 3 is a diagram showing frequency variations at a filter of the phase-locked  
15 loop of Fig. 1;

Fig. 4 illustrates a first configuration of calibration means of Fig. 1 applied to a first-order filter;

Fig. 5 illustrates a second configuration of the calibration means of Fig. 1 applied to a second-order filter;

Fig. 6 illustrates a first and a second configuration of calibration means of Fig.  
20 1 applied to a third-order filter;

Fig. 7 illustrates a second embodiment of the phase-locked loop and of associated calibration means according to the invention.

25

In the discussion that follows the functions of structures well known to the expert will not be described in detail because they would needlessly overburden the description.

The present description of the invention relates to an example of an integrated  
30 circuit used in the domain of mobile telephony and integrated notably in a receiver of a portable telephone, which is also called a mobile. The receiver and the components forming it operate at more or less different frequencies.

The various frequencies are generated by a phase-locked loop PLL integrated with the integrated circuit.

A first embodiment of such a loop is shown in Fig. 1. The loop PLL comprises:

- a voltage-controlled oscillator VCO having a gain Kw and intended to deliver an output frequency Fvco which is proportional to a filter voltage Vfilt, said output frequency Fvco corresponding to the frequency one wishes to obtain for a given application;
- a divider DIV for dividing by a factor N the output frequency Fvco of the voltage-controlled oscillator VCO and for thus generating a first input frequency Fdiv, the factor N currently being called division factor;
- a phase detector PFD having gain Kd and intended to measure the phase difference between a reference frequency Fref for a given application and the first frequency Fdiv of the divider DIV and for delivering two output voltages UP and DN which are proportional to the measured phase difference;
- a charge pump CP intended to transform the voltage pulses into current pulses Ip; and
- a second-order low-pass filter (referred to as FILT in the following) formed by a resistor R1 and two capacitors C1 and C2 for suppressing high-frequency signals coming from the phase comparator PFD and the charge pump CP, and for generating a filter voltage Vfilt which is used for controlling the voltage-controlled oscillator VCO, so that the latter can produce a desired output frequency Fvco.

It will be noted that the reference frequency Fref is fixed and is derived from a Quartz representing an external clock CLK (not shown) in the integrated circuit.

In the operation mode when the PLL is stable, the reference frequency Fref and input frequency Fdiv are equal as are the phases of the corresponding signals, which means that  $F_{vco} = N \cdot F_{ref}$ . The factor N is constant, the output voltage pulses UP and DN are identical and of minimum size. The result is a zero current at the output of the charge pump CP and no further charge is added to or removed from the filter FILT. Consequently, this filter voltage Vfilt is constant, it is stabilized.

In this case, the phase-locked loop PLL has a transfer function defined hereinafter, the transfer function being calculated by means of an analysis of small signals which is well known to the expert.

$$\frac{\theta_{vco}}{\theta_{ref}} = \frac{Kd * Ip * Kw}{N * (C1 + C2) * s^2} * \frac{1 + R1C1s}{1 + R1 \frac{C1C2}{C1 + C2} s} \quad (1)$$

$\theta_{vco}$  represents the phase of the output voltage  $F_{vco}$  in the frequency domain,  $\theta_{ref}$  the phase of the first input signal  $F_{ref}$  in the frequency domain, and  $s$  is the complex angular frequency.

It will be observed that the left-hand part of the transfer function represents the gain  $G$  of the PLL, whereas the right-hand part represents the filter  $FILT$  included in the PLL.

5 The right-hand part of the transfer function is constant near the complex angular frequency, if  $R1$ ,  $C1$  and  $C2$  are constant. In the opposite case, a calibration is also effected on  $R1$ ,  $C1$  and  $C2$  by an appropriate method. It may be seen that the transfer function thus defined depends on the components  $VCO$ ,  $CP$ ,  $DIV$ ,  $C1$ ,  $C2$  ... which form it, these components being subject to internal parameter variations  $Kw$ ,  $Ip$ ,  $N$  ... which may  
10 render the whole of the transfer function unstable. These variations of parameters are due, for example, to the ambient temperature, to the manufacturing method used, to the interactions between components, to the application developed .... It will be noted that only the phase comparator PFD has a constant parameter  $Kd$ .

In order to operate properly, the phase-locked loop is to have a stable transfer  
15 function i.e. a substantially constant transfer function because parameters such as stability, settling time and bandwidth of the noise transfer function (noise bandwidth) depend directly on said transfer function of the loop PLL. It will be noted that the settling time of a loop PLL is the time the loop requires to change the frequency  $F_{vco}$  when the dividing factor  $N$  of its divider  $DIV$  changes. For that matter, the noise transfer function of a loop PLL is the noise  
20 frequency response of the loop PLL.

It is thus necessary to suppress the effects from variations of the various components and thus obtain the constant factor

$$\frac{Ip * Kw}{N * C}$$

where  $C$  represents all the capacitors of the filter  $FILT$  of the PLL, here the two capacitors  $C1$   
25 and  $C2$ .

In order to stabilize the phase-locked loop PLL, calibration means  $CAL$  are used for calibrating the loop at a constant desired frequency, so that the gain  $G$  is constant. The fact is based on the fact that the gain  $G$  of the PLL is directly linked with an oscillation frequency  $F_n$  of said PLL when the resistance  $R1$  is equal to 0, as can be seen in equation (2).  
30 Actually, if the value of the resistance  $R1$  is equal to 0, the PLL starts oscillating at the oscillation frequency  $F_n$ , also called natural oscillation frequency, so that

$$F_n = \frac{1}{2\pi} \sqrt{\frac{Kd * Ip * Kw}{N * (C1 + C2)}} \quad (2)$$

The resistance R1 is thus essential for the stability of the PLL.

In a calibration stage the PLL will be rendered unstable, will be made to oscillate and put to a predetermined constant oscillation frequency Fno by correcting the natural oscillation frequency Fn. The constant predetermined oscillation frequency Fno is the  
5 frequency one wishes to obtain as a function of the application developed, so that the PLL has optimal performance.

For this purpose the phase-locked loop PLL comprises said calibration means CAL and the latter means comprise, as shown in Fig. 1:

- first means S1, SHORT for rendering the phase-locked loop PLL unstable, so  
10 that it produces a sinusoidal signal Vfilt; these first means S1, SHORT will permit to short-circuit the resistor R1 of the filter FILT;
- second means COMP for generating a squared signal from the sinusoidal signal; and
- a logic circuit LOGIC for:  
15
  - determining the frequency Fs of the squared signal Vs;
  - comparing said frequency with a desired frequency Fno; and
  - controlling the charge pump CP with a view to correcting the frequency of the squared signal as a function of the desired frequency Fno.

Preferably, the calibration means CAL further comprise third means S2, DISCH to unbalance the phase-locked loop PLL beyond a normal operation point so that said  
20 sinusoidal signal Vfilt produced by the loop PLL has a high amplitude relative to said normal operation point and which settles rapidly.

Preferably, the second means COMP are a comparator, the first means S1, SHORT comprise a first analog switch S1 which has a resistance that is low relative to the  
25 resistance R1 associated to a first interrupt signal SHORT, and the third means S2, DISCH comprise a second analog switch S2 associated to a second interrupt signal DISCH.

According to a first non-limiting configuration of the calibration means CAL, the first switch S1 is connected in parallel to the resistor R1 of the filter FILT and the second switch S2 is connected in parallel to the second capacitor C2 of the filter FILT.

30 Thus, for calibrating the PLL the following stages are carried out:

In a first stage 1) the calibration is initialized.

In a first sub-stage 1a), a control system (not shown) of the circuit IC starts the calibration by means of a start signal STARTCAL. This signal is put in the high state, it is sent to the logic circuit LOGIC of the loop PLL. The calibration phase commences.

It will be noted that as long as said signal STARTCAL is in the low state, no calibration is started. It will also be noted that the integrated circuit IC operates on a rising or falling edge of the clock CLK which has the reference frequency Fref. Consequently, to be sure that the start signal STARTCAL will be taken into account by said external clock CLK, said signal STARTCAL is to be at least equal to an external clock period CLK.

In a second stage 2), the calibration is carried out in the following manner.

In a second sub-stage 2 a) the loop PLL is rendered unstable. The logic circuit LOGIC sends the first interrupt signal SHORT to the first switch S1. This switch S1 closes, which renders the PLL unstable because said switch S1 short-circuits the resistor R1 (the first capacitor C1 is discharged in the internal switch resistor S1, the latter being smaller than the resistance R1 of the filter) and because of this the effect of stabilizer of said resistance R1 is canceled. Said switch S1 remains closed as long as the signal SHORT is transmitted.

In a second sub-stage 2b) the logic circuit LOGIC sends the second interrupt signal DISCH to the second switch S2. The latter is closed during the transmission of the corresponding interrupt signal DISCH, said signal being transmitted at the start of the calibration for a negligible duration compared to the total time taken off by the calibration phase. The effect of the closing of this second switch S2 is that the filter voltage Vfilt is discharged i.e. connected to ground or to the voltage Vdd.

During the re-opening of said second switch S2, the oscillations start far from its normal operating point, also called balance point, of the phase-locked loop PLL, the balance point being determined by the frequency of the integrated circuit predetermined as a function of the desired application or equivalently, by the filter voltage Vfilt in the operation mode. Consequently, said oscillations of the signal Vfilt rapidly have a high amplitude relative to the balance point.

It will be noted that the second switch S2 is closed during not much time. Actually, there is no need to keep it closed any longer or else the calibration phase would be needlessly lengthened.

The capacitors of the filter FILT are discharged very rapidly. Thus, during the re-opening of the second switch S2, the loop PLL produces a sinusoidal signal Vfilt having a substantially elevated amplitude as is illustrated in Fig. 2. this amplitude very rapidly becomes constant and the oscillations are then stabilized.

It will be noted that the two sub-stages 2a) and 2b) may occur at the same time or one after the other. In the case where these two sub-stages occur sequentially, the second sub-stage 2b) is preferably effected before the first sub-stage 2a). Indeed, when the first

switch S1 is closed, the loop PLL becomes unstable and oscillates, but close to its operation point  $V_{\text{filt}}$  assumes the operation mode. The oscillation is thus slow and large amplitudes are obtained that have had to be waited for for a long time. On the other hand, if the second switch S2 is closed and opened beforehand, the PLL is out of balance far from its normal operation point and thus rapidly oscillates with a high amplitude relative to the normal operation point, of the order of a hundred mV. In that case very little time is waited for to commence the calibration. It will be noted that a small amplitude relative to the normal operation point is situated around ten mV.

It will further be noted that the first sub-stage 2a) is necessary because without it, if solely the second switch S2 is used, the loop PLL will come back to its normal balance point after a certain period of time.

In a third sub-stage 2c), the comparator COMP transforms the obtained sinusoidal signal  $V_{\text{filt}}$  into a squared signal  $V_s$  which can be used by the logic circuit LOGIC. Thanks to the large amplitude of said sinusoidal signal  $V_{\text{filt}}$ , the comparator COMP can easily be implemented and generate a readable squared signal  $V_s$ . Said squared signal  $V_s$  is then sent to the logic circuit LOGIC.

In a fourth sub-stage 2d) the logic circuit LOGIC measures the oscillation frequency  $F_s$  of the squared signal  $V_s$ , compares said frequency  $F_s$  with a desired constant frequency  $F_{\text{no}}$  and determines a current value  $I_p$  of the charge pump CP to be applied to the second-order filter FILT so that the PLL oscillates at the desired frequency  $F_{\text{no}}$ . This is preferably determined by means of the technique of successive approximations well known to the expert.

It will be noted that the value of the desired frequency  $F_{\text{no}}$  is chosen as a function of the nominal values of the components which form the phase-locked loop PLL, so that said PLL has optimal performance, the nominal values of the various components being known according to the manufacturing techniques used.

In order to set the PLL to a desired oscillation frequency  $F_{\text{no}}$ , it is necessary to have a reference time. The signal REF of the external clock CLK of known frequency  $F_{\text{ref}}$  is taken as a reference time.

It will be noted that the frequency  $F_s$  of the squared signal  $V_s$  is equal to the natural oscillation frequency  $F_n$  of the PLL at a given time.

It will be noted that the frequency  $F_s$  of the squared signal  $V_s$  is lower than this input clock frequency  $F_{\text{ref}}$ . Actually, for a PLL to be stable it is necessary that the reference frequency  $F_{\text{ref}}$  is about 10 times higher than the natural oscillation frequency  $F_n$ .

and thus than the frequency  $F_s$  of the squared signal. Consequently, the number  $N_{ref}$  of clock periods  $T_{ref}$  in the clock signal REF is counted during a period of the squared signal  $T_s$  and this number  $N_{ref}$  is compared with the desired number  $N_{app} = F_{ref}/F_{no}$  of periods corresponding to the desired frequency  $F_{no}$ .

5                   If the counted number  $N_{ref}$  of clock periods  $F_{ref}$  is lower than the desired number  $N_{app}$ , this is to say that the PLL oscillates at a natural oscillation frequency  $F_n$  that is higher than the desired one  $F_{no}$ . In this case the current  $I_p$  of the charge pump CP is to be reduced. In the opposite case, the current  $I_p$  is to be increased. It will be noted that the natural oscillation frequency  $F_n$  is proportional to the squared root of current  $I_p$  of the charge pump  
10 CP.

Obviously, the number of reference periods  $T_{ref}$  can be counted over a higher number of periods of the squared signal  $T_s$  and thus of oscillations  $T_n$  of the PLL, which is more advantageous. Actually, in the case where the ratio between a period  $T_s$  of the squared signal and a reference period  $T_{ref}$  will be equal to 10, and if the count is effected over five  
15 periods  $T_s$  of the squared signal, a 1/50 precision of difference calculation will be obtained, that is 2% in the case of a 1/10 precision, or 10% in the case where only one period  $T_s$  of the squared signal will be taken into account. In this way the counting precision is improved.

Preferably, the logic circuit LOGIC comprises successive approximative logic means known to the expert. These successive approximative logic means SAR (not shown)  
20 are based on a word  $S\_MOT$  of  $K$  bits. With each reception of the result of the comparison by the logic circuit LOGIC, which is here the number of reference periods  $N_{ref}$ , the successive approximative logic means SAR set one of the  $K$  bits of the word  $S\_MOT$  to 1 or to 0. If the number of periods  $N_{ref}$  is larger than the desired number of periods  $N_{app}$ , the oscillation frequency  $F_n$  of the loop is smaller than the desired value  $F_{no}$ ; the associated  
25 current bit of the word  $S\_MOT$  is set to 1 (so as to increase the current and, consequently, the oscillation frequency  $F_n$  and thus to come nearer to the desired value) and the next bit is set to 1; the current  $I_p$  is then increased by a weight associated to the current bit. In the opposite case, the associated current bit is set to 0 and the current is decreased by the weight associated to the current bit.

30                   For  $K$  bits, the logic circuit needs only  $K$  iterations, one for each bit of the word  $S\_MOT$ , the iterations corresponding here to  $K$  periods  $T_s$  of the squared signal  $V_s$  or also  $K$  oscillation periods  $T_n$ . Thus the approximative means SAR generate as a function of the number of calculated reference periods  $N_{ref}$  a digital correction signal  $S\_MOT$  which is

the word of K bits, where K determines a number of steps that determine a correction resolution.

These approximative means SAR also permit to keep the K correction bits in the memory when the calibration phase is carried out. Consequently, this permits the charge pump CP to utilize these K bits as input and derive a correction signal therefrom. Thus the word S\_MOT of K bits is sent to the charge pump CP which transforms said word S\_MOT into an analog signal which corrects the filter voltage Vfilt of the PLL. The correction is made progressively, because it is made as a function of the digital correction signal S\_MOT which is produced cyclically at the charge pump CP until the frequency associated to the voltage Vfilt reaches the desired frequency Fno. This word S\_MOT thus permits to determine a precise correction of the filter voltage Vfilt and thus of the associated natural oscillation frequency Fn. It will be noted that the charge pump CP transforms the word S\_MOT into an analog correction current and delivers a corresponding correction voltage at the output.

Thus, the logic circuit LOGIC works with an algorithm that may be implemented in the following way.

1. setting the signals SHORT and DISCH to the high state and initializing the bits of the charge pump CP = 100000 (S2 and S1 closed);
2. waiting for xxx microseconds (for the filter FILT to be discharged);
3. reset the signal DISCH (S2 open and S1 closed) to zero;
- 20 4. waiting for yyy microseconds for the PLL to oscillate in stable fashion (amplitude of the sinusoidal signal is high);
5. for n = K (number of bits of the SAR) up to 1:
  1. counting the number of periods Nref of the clock signal REF between the first rising edge of the squared signal Vs and the next rising edge (i.e. for 1 period Tn of the PLL);
  - 25 2. to the next rising edge, if Nref > Napp, then S\_MOTbits[n] = 1;
  3. S\_MOTbits[n-1] = 1;
6. setting the signal SHORT to zero (S1 open);
7. waiting for zzz microseconds (for the PLL to be stabilized anew);
- 30 8. setting the end-of-calibration signal CALDONE to 1 (end of calibration, return to operation mode).

In a third stage 3), when the calibration i.e. the correction of the natural oscillation frequency Fn is terminated, all the bits of the word S\_MOT have been used (they have been counted by means of an internal counter (not shown)), a stop signal CALDONE is

sent by the logic circuit LOGIC to the control system of the integrated circuit IC. The calibration is then stopped. The first interrupt signal SHORT is no longer sent, it is set to the low state. The second switch S1 is thus re-opened and the integrated circuit IC comes back to the operation mode. For that matter, the comparator COMP is deactivated i.e. turned off. The  
5 comparator COMP thus does not have any current consumption when it is not used, which makes it possible to save on energy.

It will be noted that advantageously the calibration phase is carried out with each initialization or "power-on reset" of the receiver which contains the integrated circuit IC. This permits to re-initialize the word S\_MOT which is deleted from the memory of the  
10 logic circuit SAR during a power-on reset.

Moreover, it will be noted that this calibration phase is repeated cyclically (cycle which may be programmed) preferably of the order of one minute each time the receiver is inactive i.e. does not communicate with a base station. These periods of non-communication are known in the receiver at a communication controller (not shown) of the  
15 mobile. This permits to be adapted over time and take the variations of the offset voltage of a circuit DEVICE into account, said voltage varying as a function of the evolution of the components of said circuit with time, as a function of temperature ....

An example of a calibration is illustrated in the Figs. 2 and 3. In this example the PLL operates with a supply voltage of 1.8 V.

20 In Fig. 2, before time  $t_0$  i.e. before the calibration phase in the operation mode the input voltage  $V_{filt}$  of the filter FILT is constant and is equal to 0.9 V in this example.

At time  $T_0$  the start signal STARTCAL for the calibration is activated by the integrated circuit IC and the signals SHORT and DISCH are emitted by the logic circuit LOGIC. The first switch S1 closes which renders the PLL unstable. The second switch S2  
25 also closes, the filter voltage  $V_{filt}$  is connected to ground until time  $T_1$  where the second interrupt signal DISCH is again set to the low state. The capacitors C1 and C2 are discharged in the second switch S2.

After several microseconds, 5 microseconds in this case, the second switch S2 opens. At the moment of its opening the PLL starts to oscillate and delivers a sinusoidal  
30 signal  $V_{filt}$  whose amplitude is high compared to the constant 0.9 V, said signal oscillating between about 0.2 V and 1.5 V. As may be seen, the high amplitude settles rapidly. In the example shown, the maximum and minimum values of the filter voltage  $V_{filt}$  are 0V and 1.8V respectively. The sinusoidal voltage becomes stable at the end of about 40  $\mu s$  (whereas

if the first switch S1 were closed first, one would have had a stable signal after 1 ms) and thus oscillates between 0.4 V and 1.4 V.

Subsequently, the comparator COMP is switched into service. It thus generates a squared signal Vs corresponding to the sinusoidal signal Vfilt. The squared signal Vs varies between the end values 0V and 1.8V. Said squared signal Vs is then sent in the logic circuit LOGIC which determines in successive steps by means of a word S\_MOT the correction to be made to the frequency Fs of the squared signal Vs to arrive at the desired frequency Fno.

It will be noted again that the second interrupt signal DISCH has a negligible duration compared to the whole calibration phase i.e. several %, the time during which the filter FILT is discharged.

Each bit of the word S\_MOT represents a weighting for the current Ip. In this example the word is formed by 6 bits. Thus, in this example the 6 bits have respective weights  $\frac{1}{2}$ ,  $\frac{1}{4}$ ,  $\frac{1}{8}$ ,  $\frac{1}{16}$ ,  $\frac{1}{32}$ ,  $\frac{1}{64}$ , the 6<sup>th</sup> bit, which is the most significant bit MSB, having the largest weight  $\frac{1}{2}$ . Before the start of the calibration the 6<sup>th</sup> bit is set to 1 and all the other bits to 0. During a first oscillation period Tn1, the number of periods Nref of the squared signal Vs is lower than the desired number of periods Napp. The 6<sup>th</sup> bit is set to 0, the 5<sup>th</sup> bit is set to 1 and the current Ip of the charge pump CP is modified. The oscillation frequency Fn of the PLL changes as a function of the new value of the current of the charge pump CP and the comparator COMP leaves a squared signal Vs of corresponding frequency Fs.

During a second oscillation period Tn2, the number of periods Nref of the squared signal Vs is again lower than the desired number of periods Napp. The 5<sup>th</sup> bit is set to 0, the 4<sup>th</sup> bit is set to 1 and the current Ip of the charge pump CP is modified. The oscillation frequency Fn of the PLL changes as a function of the new value of the current of the charge pump CP. The comparator COMP leaves the new frequency Fs of the corresponding squared signal Vs ..., and so on up to the sixth oscillation period Tn6 where all the 6 bits have been determined correctly and where the PLL oscillates at the desired frequency Fno.

The Table below is an example of the determination of 6 bits of the word S\_MOT.

Iteration	Nref-Napp	S_MOT	Bit	Weight	value
Start		1 0 0 0 0 0	5	1/2	0
1	<0	0 1 0 0 0 0	4	1/4	0
2	<0	0 0 1 0 0 0	3	1/8	1
3	>0	0 0 1 1 0 0	2	1/16	0
4	<0	0 0 1 0 1 0	1	1/32	1
5	>0	0 0 1 0 1 1	0	1/64	0
6	<0	0 0 1 0 1 0			

It will be noted that the higher the number K of bits in the word S\_MOT, the smaller the steps and consequently the more precise the calibration.

5 In Fig. 3 is shown the oscillation frequency  $F_n$  of the PLL plotted against time. In this example the following values have been considered.  $F_{ref} = 24$  MHz,  $N_{ref} = 197$ , desired  $F_{no} = 24.10^6/197 = 121.83$  kHz. After stabilization of the oscillations (the signal DISCH is reset to 0) at point A, the calculation by successive approximations commences. It may be seen that after  $150\mu s$ , at point B, which corresponds to K iterations of the successive  
10 approximative logic means SAR, the oscillation frequency  $F_n$  of the PLL converges progressively to the desired frequency  $F_{no}$  to reach the value of 121.69kHz.

When the calibration has ended, at time T2, the logic circuit LOGIC sets the signal SHORT to the low state and sends an end-of-calibration signal CALDONE to the control system of the integrated circuit IC. When this signal SHORT is reset to the low state,  
15 the first switch S1 is again opened and the resistor R1 of the filter again plays its role as stabilizer of the loop PLL. For that matter, the end-of-calibration signal tells the PLL that it can go back to the operation mode. However, it may be seen that the comparator COMP is no longer active and that the voltage of the filter  $V_{filt}$  becomes stable again i.e. constant.

According to a second embodiment of the phase-locked loop PLL, illustrated  
20 in Fig. 7, the PLL no longer comprises resistor R1 in its filter loop FILT. The resistor R1 is replaced by an additional charge pump CPA. For that matter, the voltage-controlled oscillator VCO of the phase-locked loop PLL comprises a voltage-to-current converter VTOI and a current-controlled oscillator CCO.

The additional charge pump CPA has the same stabilizing function as the resistor R1 of the first embodiment seen previously. To stabilize the loop PLL this additional charge pump CPA injects a current  $I_{pA}$  directly at a node of the voltage-controlled oscillator VCO. The additional current  $I_{pA}$  is sent to the connection point situated between the voltage-  
5 to-current converter VTOI and the current-controlled oscillator CCO, as can be seen in Fig. 7.

At this moment, to render the phase-locked loop PLL unstable, it is sufficient to cut off the current  $I_{pA}$  from this additional charge pump CPA. For this purpose the logic circuit LOGIC sends the interrupt signal SHORT to the additional charge pump CPA. The  
10 latter comprises an internal current interrupt circuit (not shown) which interrupts the current  $I_{pA}$  of said charge pump CPA when it receives the interrupt signal SHORT. The first means for rendering the phase-locked loop PLL unstable are thus here the interrupt signal SHORT and the internal current interrupt circuit of the additional charge pump CPA. In this case the second switch S2 is connected in parallel with the first capacitor C1 and the calibration  
15 means CAL no longer comprise the first switch S1.

Obviously, the scope of the invention is not solely limited to the embodiments described above and variations and modifications may be applied without, however, leaving the spirit and scope of the invention. Thus, as illustrated in Fig. 5, according to a second configuration of the calibration means CAL on a second-order filter, the first switch S1 is  
20 connected in series between the first capacitor C1 and the resistor R1.

In addition, it will be noted that the second-order filter comprised in the PLL is currently replaced by first-order filter represented in Fig. 4 or even the third-order filter represented in Fig. 6.

Thus, in Fig. 4 the first switch S1 is connected in parallel with the resistor R  
25 and the second switch S2 is connected in parallel with the capacitor C of the filter opposite to the first switch S1.

In Fig. 5 may be seen that the second switch S2 is connected in parallel with the third capacitor C3, in the first switch S1 in parallel with the resistor R1 or in parallel with the second resistor R2.

It will be noted that in practice the integrated circuit comprising the loop PLL  
30 with 0.18  $\mu\text{m}$  CMOS technology may be utilized. The switches S1 and S2 are then analog CMOS complementary switches and the comparator COMP is an NMOS pair followed by a differential conversion-to-single-output stage.

Thus, the invention offers a great number of advantages listed hereinafter.

First, the calibration method according to the invention is simple. It is not based on an exact measurement of the parameters of each component of the phase-locked loop and does not try to compensate for the variations of each component, which presents a certain difficulty.

5                In addition, this method, while reference is solely made to the external clock signal of the circuit which is constantly presented, does not require the presence of additional external reference current or voltage. Thus, on the one hand, it is avoided to create external circuits necessary for producing such current and voltage and, on the other hand, to utilize complicated calculations to make precise measurements of such current and voltage.

10              Secondly, the calibration means of the integrated circuit are easy to use because they utilize only simple analog elements such as the switches and the comparator which, in addition, are small and thus do not take up much place on the silicon of the integrated circuit.

                Moreover, these calibration means do not have current consumption when they  
15 do not operate i.e. when the calibration phase is not active.

                Finally, the calibration method is flexible and may easily be adapted to various configurations of filters and various operation frequencies as we have seen above.

                Obviously, the invention is not only restricted to the domain of mobile telephony, it may be extended to other domains, notably to all those that utilize an integrated  
20 circuit for which a phase-locked loop is necessary, domains relating to telecommunications utilizing for example the Blue tooth standard or the communication protocol LAN, to imaging, to television ....

                No reference sign in the present text is to be interpreted as limiting said text.

                The verb "to comprise" and its conjugations must not be interpreted in limiting  
25 fashion i.e. not excluding the presence of not only other elements than those listed after said verb, but a plurality of elements already listed after said verb and preceded by the article "a" or "an".

                Although, it was described an IC circuit, the invention concerns the case of any circuitry which may be not an integrated circuit.

## CLAIMS:

1. An integrated circuit (IC) comprising a phase-locked loop (PLL), a charge pump (CP) and calibration means (CAL) of the loop, characterized in that the calibration means (CAL) comprise:
  - first means (S1, SHORT) for rendering the phase-locked loop (PLL) unstable so that it supplies a sinusoidal signal (Vfilt);
  - second means (COMP) for generating a squared signal (Vs) from the sinusoidal signal (Vfilt); and
  - a logic circuit (LOGIC) for:
    - determining the frequency (Fs) of the squared signal (Vs);
    - comparing said frequency (Fs) with a desired frequency (Fno); and
    - controlling the charge pump (CP) with a view to correcting the frequency (Fs) of the squared signal as a function of the desired frequency (Fno).
2. An integrated circuit as claimed in claim 1, characterized in that the calibration means (CAL) further comprise third means (S2, DISCH) for making the phase-locked loop (PLL) oscillate far from a normal operation point, so that said sinusoidal signal (Vfilt) has a high amplitude compared to the normal operation point and which settles rapidly.
3. An integrated circuit as claimed in claim 1, characterized in that the charge pump (CP) corrects the frequency (Fs) of the squared signal (Vs) in successive steps.
4. A method of calibrating a phase-locked loop (PLL) comprised in an integrated circuit (IC) comprising a charge pump (CP), characterized in that it comprises the stages of:
  - rendering the phase-locked loop (PLL) unstable so that it produces a sinusoidal signal;
  - generating a squared signal (Vs) from the sinusoidal signal (Vfilt);
  - determining the frequency (Fs) of the squared signal (Vs);
  - comparing said frequency (Fs) with a desired frequency (Fno); and

- controlling the charge pump (CP) with a view to correcting the frequency ( $F_s$ ) of the squared signal as a function of the desired frequency ( $F_{no}$ ).

5. A method of calibrating a phase-locked loop (PLL) as claimed in claim 4,  
5 characterized in that it comprises an additional stage of making the phase-locked loop (PLL) oscillate far from a normal operating point so that said sinusoidal signal ( $V_{filt}$ ) has a high amplitude compared to the normal operation point and which settles rapidly.

6. A method of calibrating a phase-locked loop (PLL) as claimed in claim 4,  
10 characterized in that the stage of controlling the charge pump (CP) is made in successive steps.

7. A receiver comprising an integrated circuit (IC) as claimed in one of the  
claims 1 to 3.

15

8. A circuit comprising a phase-locked loop (PLL), a charge pump (CP) and calibration means (CAL) of the loop, characterized in that the calibration means (CAL) comprise:

- first means (S1, SHORT) for rendering the phase-locked loop (PLL) unstable  
20 so that it supplies a sinusoidal signal ( $V_{filt}$ );
- second means (COMP) for generating a squared signal ( $V_s$ ) from the sinusoidal signal ( $V_{filt}$ ); and
- a logic circuit (LOGIC) for:
  - determining the frequency ( $F_s$ ) of the squared signal ( $V_s$ );
  - 25 - comparing said frequency ( $F_s$ ) with a desired frequency ( $F_{no}$ ); and
  - controlling the charge pump (CP) with a view to correcting the frequency ( $F_s$ ) of the squared signal as a function of the desired frequency ( $F_{no}$ ).

1/5




FIG. 1

2/5




FIG.2

3/5




FIG.3

4/5




FIG. 4




FIG. 5




FIG. 6

5/5




FIG. 7

## INTERNATIONAL SEARCH REPORT

Internet Application No

PCT/ib 03/02157

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H03L7/093

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data, INSPEC, COMPENDEX

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 99 65146 A (ERICSSON TELEFON AB L M) 16 December 1999 (1999-12-16) page 6, line 11 -page 11, line 25; figures 3-7	1-8
A	US 5 668 503 A (GERSBACH JOHN EDWIN ET AL) 16 September 1997 (1997-09-16) column 4, line 27 -column 8, line 30; figures	1-8
A	US 5 382 922 A (GERSBACH JOHN E ET AL) 17 January 1995 (1995-01-17) cited in the application column 4, line 349 -column 9, line 19; figures	1,4,8
	-/--	



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

## \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- \*8\* document member of the same patent family

Date of the actual completion of the international search

11 August 2003

Date of mailing of the international search report

19/08/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl  
Fax: (+31-70) 340-3016

Authorized officer

Balbinot, H

## INTERNATIONAL SEARCH REPORT

Internal Application No

PCT/IB 03/02157

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 631 587 A (YANG HOWARD C ET AL) 20 May 1997 (1997-05-20) column 4, line 19 -column 9, line 9; figures 2-14 -----	1,4,8

## INTERNATIONAL SEARCH REPORT

Internat Application No  
PCT/IB 03/02157

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9965146	A	16-12-1999	US 6049255 A	11-04-2000
			AU 754639 B2	21-11-2002
			AU 4667899 A	30-12-1999
			BR 9910924 A	06-03-2001
			CN 1315080 T	26-09-2001
			EE 200000708 A	15-04-2002
			EP 1095457 A1	02-05-2001
			JP 2002518869 T	25-06-2002
			PL 346360 A1	11-02-2002
			WO 9965146 A1	16-12-1999
US 5668503	A	16-09-1997	US 5563552 A	08-10-1996
US 5382922	A	17-01-1995	NONE	
US 5631587	A	20-05-1997	NONE	